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Abstract— This paper presents the design and simulation of
an OTA-C oscillator intended to be used as on-chip frequency
reference. This reference will be part of the high speed clock
generation circuit for Manchester serial LVDS-AER links. A
Manchester LVDS receiver can adapt its operation in a limited
range of frequencies, so the most important specification is the
frequency stability over temperature and process variations. A
novel design methodology is presented to design two oscillators
in a 90nm technology using transistors with 2.5V supply voltage.
Intensive simulations with temperature, process, supply voltage
variations and mismatch effects were perfomed in order to
analyze the validity of this approach, obtaining ∆f ≈ 7 %.
I. INTRODUCTION
Computer capabilities for processing data have evolved at
such high speed that the actual state of the art was unbelievable
a few years ago. However, the sequential inspiration of the
classic approach is not appropiate for certain applications (i.e.
real-time vision processing). A possible solution to improve
the processing efficiency is to emulate the human brain struc-
ture: a huge amount of computational units (neurons) with low
processing capability, but massively interconnected between
them. However, the physical interconnection of neurons in 2-
D silicon systems is practically limited to a few neighbours.
AER (Address Event Representation) [1] is a neuromorphic
protocol which allows the communication of a large array of
neurons to another one using a reduced number of physical
connections. Systems that use this protocol can be composed
of a large amount of processing modules implemented in
different chips that communicate between them using parallel
buses [2]. Thus, one of the main drawbacks of present AER
systems is poor scalability. A serial AER link has been
proposed [3] to alliviate the connectivity constraints of the
parallel solutions. The physical layer is based on the LVDS
(Low Voltage Differential Signalling) standard.
In classic serial links the clock generation task is performed
by a PLL (Phase Locked Loop) or DLL (Delay Locked Loop)
that multiplies a reference provided by a quartz oscillator. This
solution provides a very precise and low jitter clock. The
receiver design proposed in [3] permits jitter and frequency
deviations because it extracts the transmitted frequency from
the received data edges. On the other hand, eliminating the
external frequency reference would be desirable for simplify-
ing the PCB design of AER systems. In this paper, the goal
is to implement this time reference on-chip using an OTA-C
(Operational transconductance amplifier-capacitor) oscillator
designed to achieve low frequency drifts due to process and
temperature variations. Compared to a conventional external
crystal implementation, we have a less precise frequency
(∆f ≈ 7 %) and more jitter, but no off-chip complexity.
II. THE ACM MODEL
The design methodology is based on the ACM model
[4], which provides single piece equations to describe the
behaviour of MOS transistors in all regions of operation.
Continuous weak to strong inversion models [4]-[5] exploit
the inversion level concept, which is used to express the drain
current as the difference between a forward IF and reversed
IR components, such as ID = IF − IR = IS (if − ir). IS is
called specific current and can be written as:
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where φt = KT/q is the thermal voltage and n is the slope
factor. Terminal voltages are related to the inversion levels
through a non-linear function h(·) as VP −VS = φth (if ) and
VP −VD = φth (ir), where Vp ≈ (VG − VT0) /n is the pinch-
off voltage. For the ACM model this function is derived from
physical principles and it can be expressed as:
h (i) =
√
1 + i+ ln
(√
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)
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III. THE OSCILLATOR ARCHITECTURE
OTA-C oscillators can be designed as unstable second-order
systems with some non-linear amplitude-control circuit. The
most common implementations of an amplitude control circuit
are a nonlinear resistor or an automatic gain control circuit.
However, the non-linear characteristic of an OTA can be also
used as an amplitude limiter [7]. For a transconductor with
an input amplitude larger than its linear range, a third order
Taylor-series expansion in terms of the input voltage can be
done:
Io ≈ gmVin
(
1−
(
Vin
2vL
)2)
(3)
where gm is the transconductance in the linear region and vL
is the linear range, which is defined as vL =
√
3nφt in weak
inversion and vL =
√
2nIbias/β in strong inversion.
The architecture used, shown in Fig. 1, is composed of
two linearized OTA’s and a third non-linear OTA acting as
an amplitude controller. The structure state-space equations
respect to the reference voltage Vref are:
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Fig. 1. Oscillator architecture
 C dV1dt = −GV1 +Gh (V1 − V2)
(
1−
(
V1−V2
2vL
)2)
C dV2dt = G (V1 − V2)
(4)
where G and Gh are the linearized and nonlinear OTA
transconductance, respectively. By a change of variables, equa-
tion 4 can be reduced to a Van der Pol equation such as:
d2y
dτ2
−  (1− y2) dy
dt
+ y = 0 (5)
where  = Gh/G− 2 is the Van der Pol parameter and
y =
√
3Gh
2vL
√
Gh − 2G
(V1 − V2) (6)
The circuit has to ensure that  > 0 for oscillations start-
up and, therefore, Gh > 2G. The Van der Pol equation has
no closed-form solution, but it is a well-known and studied
dynamic system. It is known that the steady state amplitude
for variable y is 2 and the frequency and the amplitude of
oscillation can be written as:
f =
G
2piC
=
gmg
2piC
=
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(7)
Amp (V2) = 4vL
√

3 (+ 2)
(8)
Two techniques were considered to control the OTA’s input
linear range: adding an attenuator at the OTA input or using
the source degeneration technique. Both approaches cause a
transconductance reduction in the OTA’s, so the maximum
achievable frequency is limited and the signal to noise ratio
is degraded. In the first case, the input signal is attenuated to
adapt the signal level to the OTA input linear range. Fig. 2 (a)
shows the attenuator circuit [7] that uses a differential pair bi-
ased in strong inversion and two subthreshold diode-connected
transistors. The attenuation factor is given by the ratio between
the NMOS and the PMOS transistor transconductance [4]:
α =
(W/L)n
(W/L)p
√
1 + ifn − 1√
1 + ifp − 1
≈ 2(W/L)n
(W/L)p
√
ifn
ifp
(9)
Fig. 2 (b) shows the source degeneration technique that was
used to implement the second alternative. Transistors Mlin
Fig. 2. (a) Fully differential attenuator (b) Linearized transconductor
operate in ohmic region and behave as resistors, while M1 and
M2 work in satuation. The resulting transconductance can be
expressed as gm = gm1/a, where a is an attenuation factor
that depends on geometrical parameters.
IV. DESIGN TECHNIQUES
IV-A. Specific current extractor
The specific current in eq. (1) changes with process pa-
rameters and temperature. However, it can be proven that the
ratio gm/ (Idφt) depends only on if if the transistor is biased
in saturation. That means that if the transistors operate with
predetermined inversion levels, gm/ (Idφt) is constant over
temperature and process variations. To achieve this, we need to
bias the transistors with scaled versions of the specific current.
The specific current extractor (adapted from [8]) shown in
Fig. 3 was used for this purpose. The operation of this circuit
is based on the properties of the tapped transistor, marked
in the figure with dashed line. M1 operates in ohmic region,
M2 in saturation and the pinch-off voltage of both transistors
is the same because their gates are connected. Using these
assumptions, it can be proven that the channel voltage for a
tapped transistor is given by:
Vch1 = φt
(
h (if1)− h
(
if1
1 + S2/S1
))
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Eq. (10) has two asymptotes. They are the asymptotes of
function h (i) given by ln (i/2) and
√
i in weak (if << 1)
and strong inversion (if >> 1), respectively:
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
φtln
(
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)
if1 << 1
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√
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(
1− 1√
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The basic current extractor is composed by two tapped
transistors, one biased in weak inversion and the other one
in strong inversion. The goal is to make the channel voltages
of both tapped transistors equal using a high gain amplifier
which creates a virtual ground between nodes Vch1 and Vch2.
However, the channel voltage created by a single tapped
transistor biased in weak inversion is very low and it is affected
severely by threshold voltage mismatch. A way to increase this
channel voltage while preserving reasonable area is to stack
two tapped transisors, as it is shown in the left part of Fig.
3. If the current of both branches is the same, the resulting
channel voltage is:
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Fig. 3. Specific current extractor
Vch2 = φtln
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If voltages Vch1 and Vch2 are forced to be equal, the
resulting inversion level can be written as:
if =
1 + S2/S1(√
1 + S2/S1 − 1
)2 ln2((1 + S5S4
)(
1 + 2
S5
S4
))
(13)
which only depends on ratios between transistor sizes.
The accuracy of this circuit is limited by the mismatch
between transistors. On the one hand, Vch1 will be slightly dif-
ferent from Vch2 due to the offset of the amplifier, so the input
differential pair size has to be large and the bias current chosen
properly. It is also important to ensure low mismatch between
the two branches, specially in the branch operating in weak
inversion. For this reason, the aspect ratios were implemented
using the serial-parallel association of transistors [9]. A unitary
transistor was defined as basic bulding block. A transistor N
times wider was built by N unitary transistors connected in
parallel. For a transistor M times longer, M transistors were
stacked in series. Better mismatch performance is expected
from these transistors due to the area increase.
IV-B. Capacitor implementation
On chip time references are imprecise because they are
affected by the process variations, mismatch and temperature
effects. To reduce these variations, the technique described
in [9] to build accurate time references was implemented.
MOS transistors are used as capacitors to cancel the effect
of the oxide capacitance in the oscillations frequency. The
main drawback of this technique is a poor linearity of the
capacitor. For the present application this is not an important
issue because we are not interested in generating a pure tone,
but in low frequency variations. A MOS capacitor corresponds
to a transistor with the drain and source terminals connected
to ground and the gate acting as floating terminal. The total
capacitance can be estimated as the sum of the total parasistic
capacitances at the transistor gate.
C = Cgs + Cgd + Cgb =
1
n
(Cgs + Cgd) +
n− 1
n
C
′
ox (14)
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Fig. 4. Current interpolator for temperature compensation
taking into account the ACM expressions for the MOS capac-
itors. A transistor with the drain and the source connected has
if = ir = ic, so Cgs = Cgd and eq. (14) can be simplified as:
C = AcC
′
ox
(
1− 1
n
√
1 + ic
)
(15)
where Ac is the capacitor area and iC its inversion level. Using
this capacitance value, the oscillation frequency is given by:
f =
αµφt (W/L)
2piAc
√
1 + if − 1
1− 1
n
√
1+ic
(16)
where α < 1 is the linear transconductor attenuation factor.
Note that the only process parameter which appears in this
expression is the mobility µ, because the inversion levels
are properly set by the specific current extractor. To keep
the CMOS capacitor inversion level controlled, the oscillator
reference Vref in Fig. 1 will be generated by the gate voltage
of the tapped transistor used to extract the specific current in
Fig. 3. Hence, the average gate voltage will be the same in
both transistors, so the inversion factor will be similar.
IV-C. Temperature compensation
Eq. (16) shows that the oscillation frequency depends in µ,
φt and the attenuation factor. These parameters are temperature
dependent and make the frequency change from its nominal
value. The idea to compensate the temperature effect is to add
an extra current ∆I to the nominal bias current generated by
the specific current extractor to correct the variations.
A temperature sensor is needed to generate ∆I . Eq. (12)
shows that the channel voltage for a tapped transistor biased in
weak inversion is proportional to the thermal voltage through
a geometrical factor. Using this voltage, a current interpolator
scheme can be adopted for the temperature compensation
as shown in Fig. 4. In this circuit voltages V0 and V80
represent the limits of the interpolation curves for 0oC and
80oC temperature. They should be constant over all operation
conditions, so they would be generated from a bandgap circuit.
Analyzing the circuit of figure 4, the current correction can
be expressed as:
∆I =
(gm80 + gm0)
2
Vch2 − gm02 V0 −
gm80
2
V80 (17)
where gm0 and gm80 are the transconductances of M1A−M2A
and M1B −M2B .
TABLE I
CORNER ANALYSIS
Implementation I Implementation II
Corner 1 f(KHz) V1(mV) V2(mV) f(KHz) V1(mV) V2(mV)
TT/B0/C0/D0 226.1 126.1 95.4 135.6 126.7 92.8
FF/B2/C2/D1 226.1 111.8 84.4 135.5 124.6 91.3
SS/B1/C2/D2 223.2 115.7 87.5 133.8 129.1 94.8
SS/B2/C1/D2 222.4 152.7 115.9 134.4 128.0 93.6
FS/B1/C2/D1 224.6 114.6 86.7 138.8 109.4 80.1
FS/B2/C1/D2 224.5 149.8 113.7 139.8 96.7 70.4
SF/B1/C2/D1 224.8 114.1 86.1 130.9 143.4 105.3
SF/B2/C1/D2 225.0 149.2 112.9 131.6 147.6 108.0
Eq. (17) predicts a linear dependence between the temper-
ature tracking voltage Vch2 and the current correction. The
slope can be controlled with transconductances gm0 and gm80.
As the current corrections are small with respect to the bias
current, a careful mismatch optimization is also required in
this circuit by choosing large transistor sizes and a proper bias
current. Another drawback is the transconductances variation
with temperature. That distorts the linearity of the current-
temperature curve, limiting the correction capability of the
circuit. However, the temperature-frequency linearity is not
a stringent requirement if the positive slope is maintained
because the temperature-frequency curve is not linear either.
V. SIMULATION RESULTS
The proposed OTA-C oscillator was designed in the 90nm
STMicroelectronics technology and simulated using the BSIM
model provided by the manufacturer. All the circuits were im-
plemented using 2.5V transistors. Standard 1-1.2V transistors
were ruled out because of their high gate leakage and reduced
dynamic range. Two versions of the oscillator were designed,
one with a linearized transconductor (implementarion I) and
the other with the attenuator (implementation II). The power
consumption is 86.3 µW for the first version and 105.87 µW
for the second one.
The circuit performance was tested on the technology
corners and the results are listed in Table V. The relative
error of the frequency with respect to the typical corner varied
between -1.6 and 0.1 % (Imp I) and between -3.5 and 3.1 %
(Imp II). In the corner analyses temperature effects and power
supply variations are included besides process variations. If
only the last effect is taken into account, the implementation I
presents a relative error [-0.84,0.75]( %) and [-2.95,3.02]( %)
for implementation II.
Fig. 5 shows a comparison between the temperature depen-
dency of the frequency before and after the compensation. As
a result of the compensation, the relative error in the oscillation
frequency is [-0.62,0.09]( %) and [-0.66,0.29]( %) for imple-
mentation I and II, respectively. The frequency dependence on
the supply voltage resulted in a [-0.18,0.18]( %) (Imp I) and [-
0.44,0.44]( %) (Imp 2) of relative error. Finally, a Montecarlo
1FF/SS/FS/SF are the corners for the transistors, B refers to the value of
resistors and capacitors, C to the temperature and D for the supply voltage.
0,1,2 denotes the typical, maximum and minimum cases, respectively.
Fig. 5. Frequency-Temperature dependence with/without compensation
mismatch analysis was performed with both architectures,
obtaining σ = 5,8KHz (Imp I) and σ = 2,9KHz (Imp 2).
VI. CONCLUSION
An OTA-C oscillator design procedure for low frequency
variations with temperature, process and supply voltage was
described. Two oscillators were implementated in a 90nm
technology using this approach. Intensive simulations verify
that the oscillator has adequate frequency stability and thus can
be used as a reference in serial AER links clock generation.
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